Staff Engineer/ Technical Manager, Physical Verification CAD

Job Description:

• Co-work with PDK team to code and maintain DRC / LVS / ANT / ERC / LPE / ESD rule deck for various processes
• Develop layout implementation flow and physical verification flow
• Co-work with QA team to reduce the PDKs/Rule deck defect
• Perform full-chip physical verification such as debugging DRC / LVS / ERC
• Implement automation scripts in C-shell, Python and Perl

Job Requirements:

• Bachelor/Master’s Degree in Electrical / Electronics Engineering / Computer Science
• With a min. 8 years of relevant experience in IC Design Industry
• Familiar with IC Design front-to-backend flow
• Familiar with interposer design, TSV technology and chip stacking techniques such as
• CoWoS or EMIB with 2.5D and 3D ICs experiences. (Must have)
• Preferably well-versed in Calibre, ICV
• Proficient in script programming, such as, Tcl, Perl or C-shell
• Proficient in UNIX (Linux) platforms
• Strong communication skills, problem solving and analytical skills

EA License No. 01C4394 • RCB No. 200007268E •EA Registration No. R22109454 Malcolm Lee Jun Hao

By sending us your personal data and curriculum vitae (CV), you are deemed to consent to PERSOL Singapore Pte Ltd and its affiliates to collect, use and disclose your personal data for the purposes set out in the Privacy Policy available at https://www.persolsingapore.com/policies. You acknowledge that you have read, understood, and agree with the Privacy Policy.